Abstract-Two systolic implementations of digital HR filters have been presented and compared with the designs of Luk and Jones [1] . It is shown that they represent a general class of systolic filters which reduce to canonical delay implementations in the limit.
II. CONCLUSION
In this letter we have considered convolution from an algebraic standpoint and presented several examples that may be of interest to the engineering community. In particular, we showed that convolution need not be associative. This result, among other things, should cause some concern in the analysis of cascaded systems. Further, we showed that convolution of nowhere zero bounded integrable functions could be everywhere zero. This result should be of some interest to those attempting to identify the input to a linear time-invariant system via some operations on the output, such as in deconvolution problems. Further, this result again shows a problem that may arise in the analysis of cascaded systems in that two linear time-invariant systems each characterized by convolution with a nowhere zero function can, when cascaded, result in a no-pass filter.
INTRODUCTION
Systolic implementations are ideally suited to VLSI implementation because of their modularity and local interconnection. In this letter, we present two systolic filter designs for computing the IIR filter transfer function N E a, (i) limit. We compare these designs with those of Luk and Jones [1] .
The first class of systolic IIR filters, to be called Design I in the sequel, is shown in Fig. l(a) . It uses 3N/2 delays, 2N multipliers, and 2N -1 (2 input) adders. The cycle time is limited by T m + 2T a , where T m is the time for one real multiply, and T a is the time for one real add. Each cell of this array computes two terms. This structure uses three data lines and has only one type of subcell. Fig. l(b) shows the next systolic array of this family. It uses 4N/3 delays, 2N multipliers, and 2N -1 adders. Each cell of this array computes three terms of the impulse response. One can extend the structure to let each cell compute k terms of the impulse response. Each subcell will then have (k +1) delays. The systolic array will have N+N/k delays. The cycle time will be limited by the larger of 2T a + T m and (k -l)T p + T m + T a where T p = propagation delay over one line, such as AB in Fig. Kb) . In the limit, for large values of k, this structure reduces to the Direct Form II structure of Fig. l(c) , which is canonical in the number of delays.
In comparison, the Type I systolic filter of Luk and Jones [1] requires 2N delays, four data lines, and has similar cycle time limitations. There are two kinds of subcells for each cell, A and B.
Our next class of systolic IIR filters is termed Design II, the first member of which is shown in Fig. 2(a) . It uses 3N/2 delays, 2TV multipliers, and 2N-1 adders. The internal structure of a cell is shown in Fig. 2(b) . Note that this is identical to the Type II filter of Luk and Jones [1] with each cell computing two terms. However, for larger k, our design differs. Fig. 2(c) shows the elementary cell for k = 3. This cell, in fact, is a transpose of the corresponding Design I filter. Clearly, in the limit, this will also reduce to a structure with a canonical number of delays. 
